riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[core] update vtr

This commit is contained in:
tangxifan 2024-06-04 12:06:00 -07:00
parent 4d9aacdf8f
commit 77b823c760
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vtr-verilog-to-routing

@ -1 +1 @@
Subproject commit ec85a468b0452ed63c62acb466366368a9ac89e5
Subproject commit 91e62d5f89e5fd9c88764f427825353a95035ed5