riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Flow] bug fix

This commit is contained in:
tangxifan 2021-10-30 16:52:32 -07:00
parent c8e9dfbeda
commit 7455990ead
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
openfpga_flow/misc/ys_tmpl_yosys_vpr_bram_dsp_flow.ys
View File

@ -71,9 +71,9 @@ opt_clean
######################### #########################
memory_bram -rules ${YOSYS_BRAM_MAP_RULES} memory_bram -rules ${YOSYS_BRAM_MAP_RULES}
techmap -map ${YOSYS_BRAM_MAP_VERILOG} techmap -map ${YOSYS_BRAM_MAP_VERILOG}
opt -fast -mux_undef -undriven -fine opt -fast -mux_undef -undriven -fine -nodffe -nosdff
memory_map memory_map
opt -undriven -fine opt -undriven -fine -nodffe -nosdff
######################### #########################
# Map flip-flops # Map flip-flops