riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[lib] typo

This commit is contained in:
tangxifan 2024-07-01 20:56:27 -07:00
parent 60e6e27e54
commit 73b30841a7
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
libs/libclkarchopenfpga/src/io/write_xml_clock_network.cpp
View File

@ -61,7 +61,7 @@ static int write_xml_clock_tree_taps(std::fstream& fp,
} }
case ClockNetwork::e_tap_type::REGION: { case ClockNetwork::e_tap_type::REGION: {
openfpga::write_tab_to_file(fp, 4); openfpga::write_tab_to_file(fp, 4);
fp << "<" << XML_CLOCK_TREE_TAP_SINGLE_NODE_NAME << ""; fp << "<" << XML_CLOCK_TREE_TAP_REGION_NODE_NAME << "";
write_xml_attribute( write_xml_attribute(
fp, XML_CLOCK_TREE_TAP_ATTRIBUTE_FROM_PIN, fp, XML_CLOCK_TREE_TAP_ATTRIBUTE_FROM_PIN,
clk_ntwk.tap_from_port(tap_id).to_verilog_string().c_str()); clk_ntwk.tap_from_port(tap_id).to_verilog_string().c_str());