riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[core] fixed a bug on build top module connections on perimeter gsb when cbs occur

This commit is contained in:
tangxifan 2024-07-04 11:09:01 -07:00
parent 550ce0c390
commit 724c14d1f7
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
openfpga/src/fabric/build_top_module_connection.cpp
View File

@ -760,6 +760,12 @@ static void add_top_module_nets_connect_sb_and_cb(
}
if (RIGHT == side_manager.get_side() || BOTTOM == side_manager.get_side()) {
/* Only for the condition where cbs are on perimeter, the neighbour cb will be invalid
* Bypass in such case on finding neighbour cbs
*/
if (instance_sb_coordinate.x() == device_rr_gsb.get_gsb_range().x() || instance_sb_coordinate.y() == 0) {
continue;
}
const RRGSB& adjacent_gsb =
device_rr_gsb.get_gsb(module_gsb_cb_coordinate);
if (false == adjacent_gsb.is_cb_exist(cb_type)) {