riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[lib] update vtr

This commit is contained in:
tangxifan 2024-10-17 12:27:49 -07:00
parent 9f0c2b870b
commit 706f4336fb
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vtr-verilog-to-routing

@ -1 +1 @@
Subproject commit a3b55ead6221267a10db6317d8933d97451f91c2
Subproject commit 876311af4b7ae2e9d4f667da43921495bad8fb5c