riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #51 from LNIS-Projects/ganesh_dev 

Ganesh dev
This commit is contained in:
tangxifan 2020-04-08 21:59:28 -06:00 committed by GitHub
parent d99776b260 8ea272dc2c
commit 6db4a1290d
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
openfpga_flow/scripts/run_fpga_flow.py
View File

@ -667,6 +667,7 @@ def run_vpr():
def run_openfpga_shell():
ExecTime["VPRStart"] = time.time()
# bench_blif, fixed_chan_width, logfile, route_only=False
tmpl = Template(open(args.top_module+"_template.openfpga",
encoding='utf-8').read())
@ -683,6 +684,8 @@ def run_openfpga_shell():
command = [cad_tools["openfpga_shell_path"], "-f",
args.top_module+"_run.openfpga"]
run_command("OpenFPGA Shell Run", "openfpgashell.log", command)
ExecTime["VPREnd"] = time.time()
extract_vpr_stats("vpr_stdout.log")
def run_standard_vpr(bench_blif, fixed_chan_width, logfile, route_only=False):