riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Test] Add the new test to regressiont test

This commit is contained in:
tangxifan 2021-04-27 14:41:38 -06:00
parent b8ced5377f
commit 6cb4d7d720
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
openfpga_flow/regression_test_scripts/fpga_bitstream_reg_test.sh
View File

@ -25,3 +25,6 @@ run-task fpga_bitstream/repack_wire_lut --debug --show_thread_logs
echo -e "Testing overloading default paths for programmable interconnect when generating bitstream";
run-task fpga_bitstream/overload_mux_default_path --debug --show_thread_logs
echo -e "Testing outputting I/O mapping result to file";
run-task fpga_bitstream/write_io_mapping --debug --show_thread_logs