riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add missing file

This commit is contained in:
tangxifan 2020-02-17 17:11:29 -07:00
parent 92076c1460
commit 6c69b52ded
2 changed files with 15 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
openfpga/src/base/openfpga_context.h
View File

@ -11,6 +11,7 @@
#include "tile_direct.h" #include "tile_direct.h"
#include "module_manager.h" #include "module_manager.h"
#include "openfpga_flow_manager.h" #include "openfpga_flow_manager.h"
#include "lb_rr_graph.h"
#include "device_rr_gsb.h" #include "device_rr_gsb.h"
/******************************************************************** /********************************************************************

14
vpr/src/pack/lb_rr_graph_types.h Normal file
View File

@ -0,0 +1,14 @@
#ifndef LB_RR_GRPAH_TYPES_H
#define LB_RR_GRPAH_TYPES_H
/* Describes different types of intra-logic cluster_ctx.blocks routing resource nodes */
enum e_lb_rr_type {
LB_SOURCE = 0,
LB_SINK,
LB_INTERMEDIATE,
NUM_LB_RR_TYPES
};
const std::vector<const char*> lb_rr_type_str{
"LB_SOURCE", "LB_SINK", "LB_INTERMEDIATE", "INVALID"};
#endif