riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

BugFix: The filename in the previous commit

This commit is contained in:
ganeshgore 2020-04-15 12:44:22 -06:00
parent 7f37bf1441
commit 689c4a3e19
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
openfpga_flow/scripts/run_fpga_flow.py
View File

@ -911,8 +911,8 @@ def run_netlists_verification(exit_if_fail=True):
command = [cad_tools["iverilog_path"]]
command += ["-o", compiled_file]
fpga_define_file = "./SRC/fpga_defines.v"
fpga_define_file_bk = "./SRC/fpga_defines.v.bak"
fpga_define_file = "./SRC/define_simulation.v"
fpga_define_file_bk = "./SRC/define_simulation.v.bak"
shutil.copy(fpga_define_file, fpga_define_file_bk)
with open(fpga_define_file, "r") as fp:
fpga_defines = fp.readlines()