riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Made compact_routing_hierarchy options uncond

This commit is contained in:
Ganesh Gore 2019-09-16 21:22:13 -06:00
parent 81b9c5b266
commit 678e3181ba
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
openfpga_flow/scripts/run_fpga_flow.py
View File

@ -659,6 +659,9 @@ def run_standard_vpr(bench_blif, fixed_chan_width, logfile, route_only=False):
if args.vpr_use_tileable_route_chan_width: if args.vpr_use_tileable_route_chan_width:
command += ["--use_tileable_route_chan_width"] command += ["--use_tileable_route_chan_width"]
if args.vpr_fpga_x2p_compact_routing_hierarchy:
command += ["--fpga_x2p_compact_routing_hierarchy"]
# FPGA_Spice Options # FPGA_Spice Options
if (args.power and args.vpr_fpga_spice): if (args.power and args.vpr_fpga_spice):
command += ["--fpga_spice"] command += ["--fpga_spice"]
@ -668,8 +671,6 @@ def run_standard_vpr(bench_blif, fixed_chan_width, logfile, route_only=False):
if args.vpr_fpga_x2p_sim_window_size: if args.vpr_fpga_x2p_sim_window_size:
command += ["--fpga_x2p_sim_window_size", command += ["--fpga_x2p_sim_window_size",
args.vpr_fpga_x2p_sim_window_size] args.vpr_fpga_x2p_sim_window_size]
if args.vpr_fpga_x2p_compact_routing_hierarchy:
command += ["--fpga_x2p_compact_routing_hierarchy"]
if args.vpr_fpga_spice_sim_mt_num: if args.vpr_fpga_spice_sim_mt_num:
command += ["--fpga_spice_sim_mt_num", command += ["--fpga_spice_sim_mt_num",