riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[arch] typo

This commit is contained in:
tangxifan 2024-05-20 12:11:22 -07:00
parent 653521755b
commit 65dd342c60
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
openfpga_flow/vpr_arch/k4_N4_ecb_tileable_TileOrgzTl_40nm.xml
View File

@ -155,10 +155,10 @@
</segment>
</segmentlist>
<directlist>
<direct name="clb_feedback0_to_0" from_pin="clb.O[0:0]" to_pin="clb.I[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
<direct name="clb_feedback1_to_0" from_pin="clb.O[1:1]" to_pin="clb.I[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
<direct name="clb_feedback2_to_0" from_pin="clb.O[2:2]" to_pin="clb.I[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
<direct name="clb_feedback3_to_0" from_pin="clb.O[3:3]" to_pin="clb.I[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
<direct name="clb_feedback0_to_0" from_pin="clb.O[0:0]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
<direct name="clb_feedback1_to_0" from_pin="clb.O[1:1]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
<direct name="clb_feedback2_to_0" from_pin="clb.O[2:2]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
<direct name="clb_feedback3_to_0" from_pin="clb.O[3:3]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
</directlist>
<complexblocklist>
<!-- Define I/O pads begin -->