riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Test] Move quicklogic regresssion tests to a dedicated CI run

This commit is contained in:
tangxifan 2021-02-16 11:00:31 -07:00
parent 45e8baf98f
commit 62bf0d0c5d
2 changed files with 14 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
.github/workflows/build.yml vendored
View File

@ -209,6 +209,7 @@ jobs:
- name: fpga_bitstream_reg_test - name: fpga_bitstream_reg_test
- name: fpga_sdc_reg_test - name: fpga_sdc_reg_test
- name: fpga_spice_reg_test - name: fpga_spice_reg_test
- name: quicklogic_reg_test
steps: steps:
- name: Checkout OpenFPGA repo - name: Checkout OpenFPGA repo
uses: actions/checkout@v2 uses: actions/checkout@v2
@ -253,6 +254,7 @@ jobs:
- name: fpga_bitstream_reg_test - name: fpga_bitstream_reg_test
- name: fpga_sdc_reg_test - name: fpga_sdc_reg_test
- name: fpga_spice_reg_test - name: fpga_spice_reg_test
- name: quicklogic_reg_test
steps: steps:
- name: Checkout OpenFPGA repo - name: Checkout OpenFPGA repo
uses: actions/checkout@v2 uses: actions/checkout@v2

12
.github/workflows/quicklogic_reg_test.sh vendored Executable file
View File

@ -0,0 +1,12 @@
#!/bin/bash
set -e
source openfpga.sh
PYTHON_EXEC=python3.8
###############################################
# OpenFPGA Shell with VPR8
##############################################
echo -e "QuickLogic regression tests";
echo -e "Testing yosys flow using custom ys script for running quicklogic device";
run-task quicklogic_tests/flow_test --debug --show_thread_logs