riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Flow] bug fix in BRAM-oriented yosys scripts

This commit is contained in:
tangxifan 2021-10-30 15:34:30 -07:00
parent be47e78289
commit 6277234125
3 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
openfpga_flow/misc/ys_tmpl_yosys_vpr_bram_dsp_dff_flow.ys
View File

@ -61,7 +61,7 @@ share
opt -nodffe -nosdff
fsm
# Run a quick follow-up optimization to sweep out unused nets/signals
opt -fast -nodffe -nosdff
opt -fast #-nodffe -nosdff
# Optimize any memory cells by merging share-able ports and collecting all the ports belonging to memorcy cells
memory -nomap
opt_clean

2
openfpga_flow/misc/ys_tmpl_yosys_vpr_bram_dsp_flow.ys
View File

@ -61,7 +61,7 @@ share
opt -nodffe -nosdff
fsm
# Run a quick follow-up optimization to sweep out unused nets/signals
opt -fast -nodffe -nosdff
opt -fast #-nodffe -nosdff
# Optimize any memory cells by merging share-able ports and collecting all the ports belonging to memorcy cells
memory -nomap
opt_clean

2
openfpga_flow/misc/ys_tmpl_yosys_vpr_bram_flow.ys
View File

@ -45,7 +45,7 @@ share
opt -nodffe -nosdff
fsm
# Run a quick follow-up optimization to sweep out unused nets/signals
opt -fast -nodffe -nosdff
opt -fast #-nodffe -nosdff
# Optimize any memory cells by merging share-able ports and collecting all the ports belonging to memorcy cells
memory -nomap
opt_clean