riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[lib] update vtr to latest

This commit is contained in:
tangxifan 2024-07-03 16:54:34 -07:00
parent 27d23399b5
commit 60f0c087d8
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vtr-verilog-to-routing

@ -1 +1 @@
Subproject commit 6a4f0cac3b180bdb78f53f58c9f3f23912858173
Subproject commit 3095c28d3c2795e8042710d54f941be76ab1819d