riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Repair broken link

This commit is contained in:
BaudouinChauviere 2019-01-03 18:26:30 +01:00 committed by GitHub
parent 28010f6c91
commit 5dbcfa6d70
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
docs/source/index.rst
View File

@ -41,7 +41,7 @@ Welcome to OpenFPGA's documentation!
contact
reference
For more information on the VTR see [vtr_doc](https://docs.verilogtorouting.org/en/latest/) // [vtr_github](https://github.com/verilog-to-routing/vtr-verilog-to-routing)
For more information on the VTR see vtr_doc_ // vtr_github_
For more information on the Yosys see yosys_doc_ // yosys_github_
@ -56,8 +56,8 @@ Indices and tables
* :ref:`modindex`
* :ref:`search`
.. _vpr_doc: https://docs.verilogtorouting.org/en/latest/
.. _vpr_github: https://github.com/verilog-to-routing/vtr-verilog-to-routing
.. _vtr_doc: https://docs.verilogtorouting.org/en/latest/
.. _vtr_github: https://github.com/verilog-to-routing/vtr-verilog-to-routing
.. _yosys_doc: http://www.clifford.at/yosys/
.. _yosys_github: https://github.com/YosysHQ/yosys
.. _xml_vtr: https://docs.verilogtorouting.org/en/latest/arch/reference/