riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

reshape bram test case

This commit is contained in:
tangxifan 2020-04-12 14:32:09 -06:00
parent 600a48edc7
commit 5d665aa04b
2 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
.travis/script.sh
View File

@ -58,6 +58,6 @@ echo -e "Testing Verilog generation with hard adder chain in CLBs ";
python3 openfpga_flow/scripts/run_fpga_task.py openfpga_shell/hard_adder --debug --show_thread_logs
echo -e "Testing Verilog generation with 16k block RAMs ";
python3 openfpga_flow/scripts/run_fpga_task.py openfpga_shell/bram --debug --show_thread_logs
python3 openfpga_flow/scripts/run_fpga_task.py openfpga_shell/bram/dpram16k --debug --show_thread_logs
end_section "OpenFPGA.TaskTun"

0
openfpga_flow/tasks/openfpga_shell/bram/config/task.conf → openfpga_flow/tasks/openfpga_shell/bram/dpram16k/config/task.conf
View File