riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[script] typo

This commit is contained in:
tangxifan 2023-12-12 13:45:23 -08:00
parent b182b47d0b
commit 592e2e310c
3 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
openfpga_flow/misc/fpgaflow_default_tool_path.conf
View File

@ -29,7 +29,7 @@ packing_time = "Packing took ([0-9.]+) seconds", str
placement_time = "Placement took ([0-9.]+) seconds", str placement_time = "Placement took ([0-9.]+) seconds", str
routing_time = "Routing took ([0-9.]+) seconds", str routing_time = "Routing took ([0-9.]+) seconds", str
average_net_length = "average net length: ([0-9.]+)", str average_net_length = "average net length: ([0-9.]+)", str
critical_path = "Final critical path (least slack): ([0-9.]+) ([a-z])s", scientific critical_path = "Final critical path delay \(least slack\): ([0-9.]+) ([a-z])s", scientific
total_routing_time = "Routing took ([0-9.]+) seconds", float total_routing_time = "Routing took ([0-9.]+) seconds", float
[DEFAULT_PARSE_RESULT_POWER] [DEFAULT_PARSE_RESULT_POWER]

2
openfpga_flow/misc/fpgaflow_default_tool_path_timing.conf
View File

@ -29,7 +29,7 @@ packing_time = "Packing took ([0-9.]+) seconds", str
placement_time = "Placement took ([0-9.]+) seconds", str placement_time = "Placement took ([0-9.]+) seconds", str
routing_time = "Routing took ([0-9.]+) seconds", str routing_time = "Routing took ([0-9.]+) seconds", str
average_net_length = "average net length: ([0-9.]+)", str average_net_length = "average net length: ([0-9.]+)", str
critical_path = "Final critical path (least slack): ([0-9.]+) ([a-z])s", scientific critical_path = "Final critical path delay \(least slack\): ([0-9.]+) ([a-z])s", scientific
vclk0_critical_path = "virtual_io_clock to clk0 CPD: ([0-9.]+) ([a-z])s", scientific vclk0_critical_path = "virtual_io_clock to clk0 CPD: ([0-9.]+) ([a-z])s", scientific
clk0_critical_path = "clk0 to clk0 CPD: ([0-9.]+) ([a-z])s", scientific clk0_critical_path = "clk0 to clk0 CPD: ([0-9.]+) ([a-z])s", scientific
vclk1_critical_path = "virtual_io_clock to clk1 CPD: ([0-9.]+) ([a-z])s", scientific vclk1_critical_path = "virtual_io_clock to clk1 CPD: ([0-9.]+) ([a-z])s", scientific

2
openfpga_flow/scripts/run_fpga_flow.py
View File

@ -407,7 +407,7 @@ def check_required_file(default_tool_path):
} }
for filename, filepath in files_dict.items(): for filename, filepath in files_dict.items():
if not os.path.isfile(filepath): if not os.path.isfile(filepath):
clean_up_and_exit("Not able to locate default file " + filename) clean_up_and_exit("Not able to locate default file " + filename + " under " + filepath)
def read_script_config(default_tool_path): def read_script_config(default_tool_path):