riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge branch 'master' into openfpga-wire-lut-output

This commit is contained in:
tangxifan 2024-06-23 13:07:48 -07:00 committed by GitHub
parent dc96bf4b08 4fea194bac
commit 57cb496314
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
3 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
VERSION.md
View File

@ -1 +1 @@
1.2.2262
1.2.2268

2
vtr-verilog-to-routing

@ -1 +1 @@
Subproject commit e099206db3b2d1b0eb55c63edd90c85c4937fb95
Subproject commit 2ff460a2459fcb8b225cd18ab23c4f6fdc528a75

2
yosys

@ -1 +1 @@
Subproject commit 74a1dd99ac0bc7355b5d8913bc4b7bb0160ddb1d
Subproject commit 6c8ae44ae7ebe5cbad7cfaf2d0934701e29c9527