riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[test] xml format

This commit is contained in:
tangxifan 2023-03-07 18:47:55 -08:00
parent 4bd1399773
commit 571a012724
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
openfpga_flow/vpr_arch/k4_N4_tileable_Ntwk1clk2lvl_40nm.xml
View File

@ -64,7 +64,7 @@
<fc_override port_name="clk" fc_type="frac" fc_val="0"/>
</fc>
<pinlocations pattern="custom">
<loc side="left"></loc>
<loc side="left"/>
<loc side="top">clb.I[0:4] clb.O[0:1]</loc>
<loc side="right">clb.I[5:9] clb.O[2:3] clb.clk</loc>
<loc side="bottom"/>