riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update index.rst 

Reorganization
This commit is contained in:
LNIS-Projects 2018-12-10 13:46:38 -07:00 committed by GitHub
parent 56555fc8a0
commit 55459f7906
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
docs/source/index.rst
View File

@ -6,10 +6,6 @@
Welcome to OpenFPGA's documentation!
====================================
For more information on the VTR see vtr_doc_ // vtr_github_
For more information on the Yosys see yosys_doc_ // yosys_github_
For more information on the original FPGA architecture description language see xml_vtr_
.. toctree::
:caption: Motivation
@ -45,7 +41,11 @@ For more information on the original FPGA architecture description language see
contact
reference
For more information on the VTR see vtr_doc_ // vtr_github_
For more information on the Yosys see yosys_doc_ // yosys_github_
For more information on the original FPGA architecture description language see xml_vtr_