riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[core] typo

This commit is contained in:
tangxifan 2024-11-26 19:10:59 -08:00
parent eb6ad211e2
commit 533ca4c5d7
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
libs/libarchopenfpga/src/bitstream_setting_xml_constants.h
View File

@ -46,7 +46,7 @@ constexpr const char* XML_OVERWRITE_BITSTREAM_ATTRIBUTE_VALUE = "value";
/* Sanity check constants */
constexpr const char* XML_VALID_NODE_NAMES[] = {
XML_BITSTREAM_SETTING_ROOT_NAME, XML_DEFAULT_MODE_BITS_NODE_NAME,
XML_PB_TYPE_NODE_NAME, XML_DEFAULT_MODE_BITS_NODE_NAME,
XML_INTERCONNECT_NODE_NAME, XML_CLOCK_ROUTING_NODE_NAME,
XML_NON_FABRIC_NODE_NAME, XML_OVERWRITE_BITSTREAM_NODE_NAME};

2
libs/libopenfpgacapnproto/gen/unique_blocks_uxsdcxx.capnp
View File

@ -6,7 +6,7 @@
# Input file: /home/xifan/github/OpenFPGA/libs/libopenfpgacapnproto/gen/unique_blocks.xsd
# md5sum of input file: 1db9d740309076fa51f61413bae1e072
@0xc5bb4dab7879b418;
@0x89baaf5e41068020;
using Cxx = import "/capnp/c++.capnp";
$Cxx.namespace("ucap");