riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #1323 from lnis-uofu/dependabot/submodules/vtr-verilog-to-routing-254d38f 

Bump vtr-verilog-to-routing from `3273c29` to `254d38f`
This commit is contained in:
tangxifan 2023-08-28 10:29:14 -07:00 committed by GitHub
parent 4f9ed8afa8 5b4f4e86ef
commit 4aacec9421
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vtr-verilog-to-routing

@ -1 +1 @@
Subproject commit 3273c292ea75010409c325ec573d95ebec19ae67
Subproject commit 254d38faa02884c9b48d6a82e18fd54d9b567d44