Update generality.rst
This commit is contained in:
parent
33df25366c
commit
4900caaed9
|
@ -1,7 +1,7 @@
|
|||
General Hierarchy
|
||||
=================
|
||||
The extension of the VPR architectural description language is developed as an independent branch of the original one. Most of the FPGA-SPICE descriptions are located under a XML node called <spice_settings>, which is a child node under the root node <architecture>.
|
||||
Under the <spice_settings>, a number of child node are created for describing SPICE simulation settings, technology library and transistor-level modeling of circuit modules.
|
||||
Under the <spice_settings>, some child node is created for describing SPICE simulation settings, technology library and transistor-level modeling of circuit modules.
|
||||
In the following sub-sections, we will introduce the structures of these XML nodes and the parameters provided.
|
||||
|
||||
|
||||
|
|
Loading…
Reference in New Issue