riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Github] Add yosys HQ submodule

This commit is contained in:
tangxifan 2021-10-29 14:06:31 -07:00
parent ddf96fc23a
commit 4697474732
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
.gitmodules vendored
View File

@ -1,4 +1,4 @@
[submodule "yosys"]
path = yosys
url = https://github.com/QuickLogic-Corp/yosys.git
branch = quicklogic-rebased
url = https://github.com/YosysHQ/yosys.git
branch = yosys-0.10