riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[core] resolve API mismatches

This commit is contained in:
tangxifan 2024-10-17 12:13:15 -07:00
parent 4dc63ddb58
commit 465e6a773e
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
openfpga/src/annotation/openfpga_annotate_routing.cpp
View File

@ -114,14 +114,14 @@ void annotate_vpr_rr_node_nets(const DeviceContext& device_ctx,
const RoutingContext& routing_ctx,
VprRoutingAnnotation& vpr_routing_annotation,
const bool& verbose) {
vtr::vector<RRNodeId, ParentNetId> node2net =
annotate_rr_node_nets((const Netlist<>&)clustering_ctx.clb_nlist,
device_ctx, routing_ctx, verbose, false);
vtr::vector<RRNodeId, ClusterNetId> node2net =
annotate_rr_node_nets(clustering_ctx,
device_ctx, verbose);
for (size_t node_id = 0; node_id < device_ctx.rr_graph.num_nodes();
++node_id) {
vpr_routing_annotation.set_rr_node_net(
RRNodeId(node_id),
convert_to_cluster_net_id(node2net[RRNodeId(node_id)]));
node2net[RRNodeId(node_id)]);
}
VTR_LOG("Loaded node-to-net mapping\n");
}