riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update file to display images w/caps

This commit is contained in:
bbleaptrot 2021-03-23 16:50:52 -06:00 committed by GitHub
parent b194e9c395
commit 4317f7add7
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 13 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
docs/source/tutorials/arch_modeling/user_defined_temp_tutorial.rst
View File

@ -18,7 +18,10 @@ Go to line 187 and remove the path for the verilog_netlist. The modified file sh
.. figure:: ./figures/modified_arch_file.png .. figure:: ./figures/modified_arch_file.png
:scale: 50% :scale: 50%
The Modified k6_frac_N10_adder_chain_40nm_openfpga.xml File
The Modified k6_frac_N10_adder_chain_40nm_openfpga.xml File
Motivation Motivation
~~~~~~~~~~ ~~~~~~~~~~
From the OpenFPGA root directory run the command From the OpenFPGA root directory run the command
@ -31,7 +34,10 @@ Running this command should fail and produce output similar to :numref:`fig_Erro
.. figure:: ./figures/Error_log.png .. figure:: ./figures/Error_log.png
:scale: 50% :scale: 50%
Errors Created by k6_frac_N10_adder_chain_40nm_openfpga.xml File Modification
Errors Created by k6_frac_N10_adder_chain_40nm_openfpga.xml File Modification
This command failed during the verification step because the path to the module definition for ADDF is missing. In our architecture file, user-defined verilog modules are those ``<circuit_model>`` with the key term verilog_netlist. The user_defined_templates.v file provides a module template for incorporating Hard IPs with no external library into the architecture. This command failed during the verification step because the path to the module definition for ADDF is missing. In our architecture file, user-defined verilog modules are those ``<circuit_model>`` with the key term verilog_netlist. The user_defined_templates.v file provides a module template for incorporating Hard IPs with no external library into the architecture.
Fixing the Error Fixing the Error
@ -55,9 +61,13 @@ This file contains user-defined verilog modules that are found in the openfpga_c
To implement our own ADDF module, we need to remove all other module definitions (they are already defined elsewhere and will cause an error if left in). The file should resemble :numref:`fig_modified_templates_file` To implement our own ADDF module, we need to remove all other module definitions (they are already defined elsewhere and will cause an error if left in). The file should resemble :numref:`fig_modified_templates_file`
.. _fig_modified_templates_file: .. _fig_modified_templates_file:
.. figure:: ./figures/modified_user_defined_templates_file.png .. figure:: ./figures/modified_user_defined_templates_file.png
:scale: 50% :scale: 50%
The Finished user_defined_templates.v File
The Finished user_defined_templates.v File
We can now link this user_defined_templates.v into k6_frac_N10_adder_chain_40nm_openfpga.xml. We can now link this user_defined_templates.v into k6_frac_N10_adder_chain_40nm_openfpga.xml.
.. note:: Be sure to select the run where you modified the user_defined_templates.v! .. note:: Be sure to select the run where you modified the user_defined_templates.v!