riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update compile.rst

This commit is contained in:
Andrew Pond 2021-07-26 15:12:59 -06:00 committed by GitHub
parent 223e06d23c
commit 3ce866f2eb
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
docs/source/tutorials/getting_started/compile.rst
View File

@ -46,6 +46,9 @@ In particular, OpenFPGA requires specific versions for the following dependencie
:iverilog: :iverilog:
version 10.1+ is required to run Verilog-to-Verification flow version 10.1+ is required to run Verilog-to-Verification flow
:envyaml:
python package envyaml is required: 'python3 -m pip install envyaml'
.. _install_dependencies_build: https://github.com/lnis-uofu/OpenFPGA/blob/master/.github/workflows/install_dependencies_build.sh .. _install_dependencies_build: https://github.com/lnis-uofu/OpenFPGA/blob/master/.github/workflows/install_dependencies_build.sh