riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Replacing opt_rmdff with dfflegalize in yosys script

This commit is contained in:
Lalit Sharma 2021-03-29 08:35:06 -07:00
parent 8f257d8a15
commit 3a855725f3
3 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
openfpga_flow/misc/ys_tmpl_yosys_vpr_bram_dsp_flow.ys
View File

@ -85,6 +85,7 @@ opt_expr
opt_merge
opt_clean
opt
dfflegalize -cell $_DFF_P_ 0 -cell $_DFF_P??_ 0 -cell $_DFF_N_ 0 -cell $_DFF_N??_ 0
#########################
# Map LUTs

1
openfpga_flow/misc/ys_tmpl_yosys_vpr_bram_flow.ys
View File

@ -67,6 +67,7 @@ opt_expr
opt_merge
opt_clean
opt
dfflegalize -cell $_DFF_?_ 01 -cell $_DFF_?P?_ r -cell $_SDFF_?P?_ r
#########################
# Map LUTs

1
openfpga_flow/misc/ys_tmpl_yosys_vpr_dsp_flow.ys
View File

@ -76,6 +76,7 @@ opt_expr
opt_merge
opt_clean
opt
dfflegalize -cell $_DFF_P_ 0 -cell $_DFF_P??_ 0 -cell $_DFF_N_ 0 -cell $_DFF_N??_ 0
#########################
# Map LUTs