riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[lib] update vtr

This commit is contained in:
tangxifan 2024-07-05 12:14:14 -07:00
parent 46e3b4b071
commit 36c0cfe645
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vtr-verilog-to-routing

@ -1 +1 @@
Subproject commit 0a1bc20b08da6ad0d0fbf5fe9e931b1bbdac09a1
Subproject commit 4da28ffbccf4eb2b31a57ec36a3c135225ef40f9