riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix code-block syntax for XML

This commit is contained in:
bbleaptrot 2021-03-23 17:25:32 -06:00 committed by GitHub
parent 59ecaae23b
commit 34a1df858b
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
docs/source/tutorials/arch_modeling/user_defined_temp_tutorial.rst
View File

@ -14,7 +14,8 @@ To follow along, go to the root directory of OpenFPGA and enter:
Go to line 187 and replace it with:
.. code-block:: xml
.. code-block:: XML
<circuit_model type="hard_logic" name="ADDF" prefix="ADDF" is_default="true" spice_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/spice/adder.sp" verilog_netlist="">
Motivation
@ -55,7 +56,8 @@ The `user_defined_templates.v`_ file can be found starting from the root directo
This file contains user-defined verilog modules that are found in the openfpga_cell_library with ports declaration (compatible with other netlists that are auto-generated by OpenFPGA) but without functionality. The file is used as a reference for engineers to check what is the port sequence required by top-level verilog netlists. This file can be included in simulation only if there are modifications to the file.
To implement our own ADDF module, we need to remove all other module definitions (they are already defined elsewhere and will cause an error if left in). Replace the ``user_defined_templates.v`` file with the following:
.. code-block:: verilog
.. code-block:: Verilog
//-------------------------------------------
// FPGA Synthesizable Verilog Netlist
// Description: Template for user-defined Verilog modules