riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Engine] Fix a critical bug which causes flatten memory tests failed

This commit is contained in:
tangxifan 2021-09-15 15:11:58 -07:00
parent f2aa31ddb1
commit 2e45a6143b
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
openfpga/src/utils/module_manager_utils.cpp
View File

@ -386,7 +386,6 @@ void add_pb_sram_ports_to_module_manager(ModuleManager& module_manager,
/* Add ports to the module manager */ /* Add ports to the module manager */
switch (sram_orgz_type) { switch (sram_orgz_type) {
case CONFIG_MEM_STANDALONE:
case CONFIG_MEM_QL_MEMORY_BANK: case CONFIG_MEM_QL_MEMORY_BANK:
for (const std::string& sram_port_name : sram_port_names) { for (const std::string& sram_port_name : sram_port_names) {
/* Add generated ports to the ModuleManager */ /* Add generated ports to the ModuleManager */
@ -398,6 +397,7 @@ void add_pb_sram_ports_to_module_manager(ModuleManager& module_manager,
module_manager.add_port(module_id, sram_port, ModuleManager::MODULE_INPUT_PORT); module_manager.add_port(module_id, sram_port, ModuleManager::MODULE_INPUT_PORT);
} }
break; break;
case CONFIG_MEM_STANDALONE:
case CONFIG_MEM_MEMORY_BANK: { case CONFIG_MEM_MEMORY_BANK: {
for (const std::string& sram_port_name : sram_port_names) { for (const std::string& sram_port_name : sram_port_names) {
/* Add generated ports to the ModuleManager */ /* Add generated ports to the ModuleManager */