riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[core] code comments

This commit is contained in:
tangxifan 2024-05-31 18:00:24 -07:00
parent f9cd01636d
commit 2d10be9edb
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
openfpga/src/repack/repack.cpp
View File

@ -666,6 +666,7 @@ static void add_lb_router_nets(
BasicPort curr_pin(std::string(source_pb_pin->port->name), BasicPort curr_pin(std::string(source_pb_pin->port->name),
source_pb_pin->pin_number, source_pb_pin->pin_number); source_pb_pin->pin_number, source_pb_pin->pin_number);
/* Be very careful! There is only one routing trace for the net, it should never be ignored! */
if ((ignored_atom_nets[atom_net_id]) && if ((ignored_atom_nets[atom_net_id]) &&
(find_pb_routes_by_atom_net_among_top_pb_pins(pb, atom_net_id).size() > 1) && (find_pb_routes_by_atom_net_among_top_pb_pins(pb, atom_net_id).size() > 1) &&
(options.is_pin_ignore_global_nets(std::string(lb_type->pb_type->name), (options.is_pin_ignore_global_nets(std::string(lb_type->pb_type->name),