riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Test] Remove quicklogic test from basic tests

This commit is contained in:
tangxifan 2021-02-16 12:29:10 -07:00
parent 9c19e2b365
commit 2c2e493739
1 changed files with 1 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
openfpga_flow/regression_test_scripts/basic_reg_test.sh
View File

@ -114,9 +114,6 @@ run-task basic_tests/global_tile_ports/global_tile_clock --debug --show_thread_l
run-task basic_tests/global_tile_ports/global_tile_reset --debug --show_thread_logs
run-task basic_tests/global_tile_ports/global_tile_4clock --debug --show_thread_logs
echo -e "Testing yosys flow using custom ys script for running quicklogic device";
run-task quicklogic_tests/flow_test --debug --show_thread_logs
# Repgression test to test multi-user enviroment
cp -r */*/basic_tests/full_testbench/configuration_chain /tmp/
cd /tmp/ && run-task configuration_chain --debug --show_thread_logs
cd /tmp/ && run-task configuration_chain --debug --show_thread_logs