riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[core] fixed a bug where release build will fail

This commit is contained in:
tangxifan 2023-08-06 21:44:15 -07:00
parent 3e33f262bc
commit 26c8b5146c
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
openfpga/src/fpga_bitstream/build_routing_bitstream.cpp
View File

@ -103,7 +103,8 @@ static void build_switch_block_mux_bitstream(
.get_width());
VTR_LOGV(verbose, "Added %lu bits to '%s' under '%s'\n", mux_bitstream.size(),
bitstream_manager.block_name(mux_mem_block).c_str());
bitstream_manager.block_name(mux_mem_block).c_str(),
bitstream_manager.block_name(bitstream_manager.block_parent(mux_mem_block)).c_str());
/* Add the bistream to the bitstream manager */
bitstream_manager.add_block_bits(mux_mem_block, mux_bitstream);
@ -316,7 +317,8 @@ static void build_connection_block_mux_bitstream(
.get_width());
VTR_LOGV(verbose, "Added %lu bits to '%s' under '%s'\n", mux_bitstream.size(),
bitstream_manager.block_name(mux_mem_block).c_str());
bitstream_manager.block_name(mux_mem_block).c_str(),
bitstream_manager.block_name(bitstream_manager.block_parent(mux_mem_block)).c_str());
/* Add the bistream to the bitstream manager */
bitstream_manager.add_block_bits(mux_mem_block, mux_bitstream);