riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[core] typo

This commit is contained in:
tangxifan 2024-08-02 14:27:43 -07:00
parent f44c45bdd3
commit 1ec5847d5a
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
openfpga/src/base/openfpga_pb_pin_fixup.cpp
View File

@ -80,7 +80,7 @@ static void update_cluster_pin_with_post_routing_results(
} else if (perimeter_cb) { } else if (perimeter_cb) {
/* When perimeter connection blcoks are allowed, I/O pins may occur on any /* When perimeter connection blcoks are allowed, I/O pins may occur on any
* side but the border side */ * side but the border side */
VTR_ASSERT(pin_sides.end() != VTR_ASSERT(pin_sides.end() ==
std::find(pin_sides.begin(), pin_sides.end(), border_side)); std::find(pin_sides.begin(), pin_sides.end(), border_side));
VTR_ASSERT(1 == pin_sides.size()); VTR_ASSERT(1 == pin_sides.size());
pin_side = pin_sides[0]; pin_side = pin_sides[0];