riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update tutorial_index.md

This commit is contained in:
egiacomin 2019-07-17 12:19:57 -06:00 committed by GitHub
parent 77e1480a4c
commit 1da04b9c3a
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 9 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
tutorials/tutorial_index.md
View File

@ -1,26 +1,20 @@
# Tutorial introduction # Tutorial Introduction
OpenFPGA is an IP Verilog Generator allowing reliable and fast testing of homogeneous FPGA architectures.<br />
OpenFPGA an IP Verilog Generator allowing reliable and fast testing of homogeneous architectures.<br /> Its main goal is to easily and efficiently generated a complete customizable FPGA and uses a semi-custom design flow.<br /><br />
Its main goal is to easily and efficiently generated a complete customizable FPGA. It uses a semi-custom design technic.<br /><br /> In order to help you get in touch with the software, we provide few tutorials which are organized as follow:
These tutorials are organized as follow: * [Building the tool and his dependencies](https://github.com/LNIS-Projects/OpenFPGA/blob/master/tutorials/building.md)
* [Building the tool and his dependancies](https://github.com/LNIS-Projects/OpenFPGA/blob/master/tutorials/building.md)
* [Launching the flow and understand how it works](https://github.com/LNIS-Projects/OpenFPGA/blob/master/tutorials/fpga_flow/how2use.md) * [Launching the flow and understand how it works](https://github.com/LNIS-Projects/OpenFPGA/blob/master/tutorials/fpga_flow/how2use.md)
* Architecture modification * Architecture modification
## Folder organization ## Folder Organization
OpenFPGA repository is organized as follow: OpenFPGA repository is organized as follow:
* **abc**: open source synthesys tool * **abc**: open source synthesys tool
* **ace2**: abc extension generating .act files * **ace2**: abc extension generating .act files
* **ace2**: abc extension generating activity files (.act)
* **vpr7_x2p**: sources of modified vpr * **vpr7_x2p**: sources of modified vpr
* **yosys**: opensource synthesys tool * **yosys**: opensource synthesys tool
* **fpga_flow**: scripts and dependencies to run the complete flow * **fpga_flow**: scripts and dependencies to run the complete flow
## Tips and informations ## Tips and Information
Some keywords will be used during in the tutorials:
Some keywords will be used during this tutorial:
* OPENFPGAPATHKEYWORD: refers to OpenFPGA folder full path * OPENFPGAPATHKEYWORD: refers to OpenFPGA folder full path