riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[test] deploy the new test to fpga bitstream regression tests

This commit is contained in:
tangxifan 2022-09-21 15:54:52 -07:00
parent d6f017535a
commit 1a6f096393
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
openfpga_flow/regression_test_scripts/fpga_bitstream_reg_test.sh
View File

@ -25,6 +25,7 @@ run-task fpga_bitstream/load_external_architecture_bitstream $@
echo -e "Testing repacker capability in identifying wire LUTs"; echo -e "Testing repacker capability in identifying wire LUTs";
run-task fpga_bitstream/repack_wire_lut $@ run-task fpga_bitstream/repack_wire_lut $@
run-task fpga_bitstream/repack_wire_lut_adder $@
echo -e "Testing overloading default paths for programmable interconnect when generating bitstream"; echo -e "Testing overloading default paths for programmable interconnect when generating bitstream";
run-task fpga_bitstream/overload_mux_default_path $@ run-task fpga_bitstream/overload_mux_default_path $@