riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[lib] update vtr to latest

This commit is contained in:
tangxifan 2024-05-19 17:24:08 -07:00
parent 56aaa6a1f4
commit 1a05c30b72
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vtr-verilog-to-routing

@ -1 +1 @@
Subproject commit 76e9bc1142ef61af10a9d91d3336646e85070a3f
Subproject commit 48c03037f3520d8e964f947cd0df4d422e31697f