riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add dummy clock name in ace2 commands

This commit is contained in:
AurelienUoU 2019-05-21 10:35:12 -06:00
parent b185a17359
commit 199cd99b23
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
fpga_flow/scripts/fpga_flow.pl
View File

@ -1205,8 +1205,7 @@ sub run_ace($ $ $ $) {
print "Entering $ace_dir\n"; print "Entering $ace_dir\n";
chdir $ace_dir; chdir $ace_dir;
print "./$ace_name -b $mpack_vpr_blif -o $act_file -n $ace_new_blif $ace_customized_opts >> $log"; system("./$ace_name -b $mpack_vpr_blif -o $act_file -n $ace_new_blif -c avoid_clk_option $ace_customized_opts >> $log");
system("./$ace_name -b $mpack_vpr_blif -o $act_file -n $ace_new_blif $ace_customized_opts >> $log");
if (!(-e $ace_new_blif)) { if (!(-e $ace_new_blif)) {
die "ERROR: Fail ACE for benchmark $mpack_vpr_blif.\n"; die "ERROR: Fail ACE for benchmark $mpack_vpr_blif.\n";