riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[test] fix a bug in arch file

This commit is contained in:
tangxifan 2023-08-18 11:15:05 -07:00
parent e82e4f487e
commit 170a49c34f
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
openfpga_flow/vpr_arch/k4_N4_tileable_IoSubtile_40nm.xml
View File

@ -32,7 +32,7 @@
<tile name="hybrid_io_tile_center" area="0">
<sub_tile name="fpga_input_center" capacity="6">
<equivalent_sites>
<site pb_type="fpga_input_center"/>
<site pb_type="fpga_input"/>
</equivalent_sites>
<output name="inpad" num_pins="1"/>
<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>
@ -45,7 +45,7 @@
</sub_tile>
<sub_tile name="fpga_output_center" capacity="4">
<equivalent_sites>
<site pb_type="fpga_output_center"/>
<site pb_type="fpga_output"/>
</equivalent_sites>
<input name="outpad" num_pins="1"/>
<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>