riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[core] fixed a bug

This commit is contained in:
tangxifan 2024-09-18 17:43:41 -07:00
parent 7b4f06ed7d
commit 1673d9b919
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
openfpga/src/fabric/build_mux_modules.cpp
View File

@ -633,15 +633,15 @@ static void build_cmos_mux_module_mux2_multiplexing_structure(
*/ */
for (const MuxMemId& mem : mems) { for (const MuxMemId& mem : mems) {
if (true == mux_graph.is_node_output(node)) { if (true == mux_graph.is_node_output(node)) {
module_manager.add_module_net_sink(
mux_module, mux_module_mem_nets[mem], std_cell_module_id,
std_cell_instance_id, std_cell_module_mem,
std_cell_module_mem_port.get_lsb());
} else {
module_manager.add_module_net_sink( module_manager.add_module_net_sink(
mux_module, mux_module_mem_nets[mem], last_stage_std_cell_module_id, mux_module, mux_module_mem_nets[mem], last_stage_std_cell_module_id,
std_cell_instance_id, last_stage_std_cell_module_mem, std_cell_instance_id, last_stage_std_cell_module_mem,
last_stage_std_cell_module_mem_port.get_lsb()); last_stage_std_cell_module_mem_port.get_lsb());
} else {
module_manager.add_module_net_sink(
mux_module, mux_module_mem_nets[mem], std_cell_module_id,
std_cell_instance_id, std_cell_module_mem,
std_cell_module_mem_port.get_lsb());
} }
} }