riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[core] update vtr

This commit is contained in:
tangxifan 2023-03-06 16:07:11 -08:00
parent 9823983b30
commit 153f1b5090
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vtr-verilog-to-routing

@ -1 +1 @@
Subproject commit 69d852d7e968e9033c9f26541fae6e96eca72e5d
Subproject commit 67a84e1f16296e77de9642ffa1929924acb87d6c