riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Architecture] Add openfpga architecture using multiple memory banks whose memory cell has both reset and set

This commit is contained in:
tangxifan 2020-10-29 16:32:05 -06:00
parent 241ebf054a
commit 153b265a6d
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
openfpga_flow/openfpga_arch/k4_N4_40nm_bank_use_both_set_reset_openfpga.xml
View File

@ -168,7 +168,7 @@
</circuit_model>
</circuit_library>
<configuration_protocol>
<organization type="memory_bank" circuit_model_name="SRAMSR"/>
<organization type="memory_bank" circuit_model_name="SRAMSR" num_regions="4"/>
</configuration_protocol>
<connection_block>
<switch name="ipin_cblock" circuit_model_name="mux_2level_tapbuf"/>