riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[arch] fixed bugs

This commit is contained in:
tangxifan 2022-09-08 16:50:33 -07:00
parent 765712a263
commit 122a323668
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
openfpga_flow/vpr_arch/k4_N4_tileable_customIoLoc_40nm.xml
View File

@ -54,7 +54,7 @@
<output name="inpad" num_pins="1"/>
<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>
<pinlocations pattern="custom">
<loc side="top">io_bottom[0:4].outpad io_bottom[0:1].inpad io_bottom[5:7].outpad io_bottom[2:7].inpad</loc>
<loc side="top">io_bottom[0:1].outpad io_bottom[0:3].inpad io_bottom[2:5].outpad io_bottom[4:5].inpad</loc>
</pinlocations>
</tile>
<tile name="io_left" capacity="4" area="0">
@ -76,7 +76,7 @@
<output name="inpad" num_pins="1"/>
<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>
<pinlocations pattern="custom">
<loc side="left">io_right[3:0].inpad io_right[7:0].outpad io_right[4:7].inpad</loc>
<loc side="left">io_right[1:1].inpad io_right[1:0].outpad io_right[1:1].inpad</loc>
</pinlocations>
</tile>
<tile name="clb" area="53894">