riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[core] fixed a bug where clock tracks do not pass through at higher level

This commit is contained in:
tangxifan 2023-03-07 15:05:56 -08:00
parent 50e201feeb
commit 11f09db556
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
openfpga/src/annotation/append_clock_rr_graph.cpp
View File

@ -515,8 +515,8 @@ static void add_rr_graph_block_clock_edges(
size_t(itree), size_t(ilvl), size_t(ipin), size_t(itree), size_t(ilvl), size_t(ipin),
DIRECTION_STRING[size_t(node_dir)]); DIRECTION_STRING[size_t(node_dir)]);
VTR_ASSERT(rr_graph_view.valid_node(src_node)); VTR_ASSERT(rr_graph_view.valid_node(src_node));
if (!clk_ntwk.is_last_level(itree, ilvl)) { /* find the fan-out clock node through lookup */
/* find the fan-out clock node through lookup */ {
size_t curr_edge_count = edge_count; size_t curr_edge_count = edge_count;
for (RRNodeId des_node : find_clock_track2track_node( for (RRNodeId des_node : find_clock_track2track_node(
rr_graph_view, clk_ntwk, clk_rr_lookup, chan_type, rr_graph_view, clk_ntwk, clk_rr_lookup, chan_type,