riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[doc] add new options to route clock graph

This commit is contained in:
tangxifan 2024-06-28 12:38:40 -07:00
parent f5b6774eb0
commit 1094af9f73
1 changed files with 11 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
docs/source/manual/openfpga_shell/openfpga_commands/setup_commands.rst
View File

@ -130,8 +130,17 @@ Clock signals will be auto-detected and routed based on pin constraints which ar
.. option:: --pin_constraints_file <string> or -pcf <string> .. option:: --pin_constraints_file <string> or -pcf <string>
Specify the *Pin Constraints File* (PCF) when the clock network contains multiple clock pins. For example, ``-pin_constraints_file pin_constraints.xml`` Specify the *Pin Constraints File* (PCF) when the clock network contains multiple clock pins. For example, ``-pin_constraints_file pin_constraints.xml``. Strongly recommend for multi-clock network. See detailed file format about :ref:`file_format_pin_constraints_file`.
Strongly recommend for multi-clock network. See detailed file format about :ref:`file_format_pin_constraints_file`.
.. note:: If there is a global net, e.g., ``clk`` or ``reset``, which will be driven by an internal resource, it should also be defined in the PCF file.
.. option:: --disable_unused_trees
Disable entire clock trees when they are not used by any clock nets. Useful to reduce clock power
.. option:: --disable_unused_spines
Disable part of the clock tree which are used by clock nets. Useful to reduce clock power
.. option:: --verbose .. option:: --verbose