riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update file_organization.rst 

Correction on the routing
This commit is contained in:
BaudouinChauviere 2018-12-03 14:21:40 -07:00 committed by GitHub
parent e541834bd0
commit 0f87fb9c3f
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
docs/source/fpga_verilog/file_organization.rst
View File

@ -9,5 +9,5 @@ All the generated Verilog Netlists are located in the <verilog_dir> as you speci
"name_top.v", "Contains the top module and calls all the other .v files"
"lb", "Logic Block. Contains all the CLBs. The logic_block.v includes all the CLB and is called by the top module afterward"
"routing", "Contains all the routing in the circuit. You can find in it the Switch Boxes, the Connection Blocks and the routing needed to connect the different blocks together"
"routing", "Contains all the routing in the circuit. You can find in it the Switch Boxes, the Connection Blocks and the routing needed to connect the different blocks together. The routing.v file packs them all and is called by the top module"
"sub_modules", "Contains the modules generated by the flow to build the CLBs"