riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[HDL] update dff map rules to support negative triggered ffs

This commit is contained in:
tangxifan 2022-05-09 16:58:18 +08:00
parent 22c4d72358
commit 0afe3a6d33
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
openfpga_flow/openfpga_yosys_techlib/openfpga_dff_map.v
View File

@ -47,21 +47,21 @@ endmodule
// The following techmap operation are not performed right now // The following techmap operation are not performed right now
// as Negative edge FF are not legalized in synth_quicklogic for qlf_k6n10 // as Negative edge FF are not legalized in synth_quicklogic for qlf_k6n10
// but in case we implement clock inversion in the future, the support is ready for it. // but in case we implement clock inversion in the future, the support is ready for it.
module \$_DFF_N_ (D, C, Q); module \$_DFF_N_ (D, CN, Q);
input D; input D;
input C; input CN;
output Q; output Q;
parameter _TECHMAP_WIREINIT_Q_ = 1'bx; parameter _TECHMAP_WIREINIT_Q_ = 1'bx;
dff #(.IS_C_INVERTED(1'b1)) _TECHMAP_REPLACE_ (.Q(Q), .D(D), .C(C)); dff #(.IS_C_INVERTED(1'b1)) _TECHMAP_REPLACE_ (.Q(Q), .D(D), .C(CN));
endmodule endmodule
module \$_DFF_NP0_ (D, C, R, Q); module \$_DFF_NP0_ (D, CN, R, Q);
input D; input D;
input C; input CN;
input R; input R;
output Q; output Q;
parameter _TECHMAP_WIREINIT_Q_ = 1'bx; parameter _TECHMAP_WIREINIT_Q_ = 1'bx;
dffr #(.IS_C_INVERTED(1'b1)) _TECHMAP_REPLACE_ (.Q(Q), .D(D), .C(C), .R(R)); dffr #(.IS_C_INVERTED(1'b1)) _TECHMAP_REPLACE_ (.Q(Q), .D(D), .C(CN), .R(R));
endmodule endmodule
module \$_DFFE_NP0P_ (D, C, E, R, Q); module \$_DFFE_NP0P_ (D, C, E, R, Q);