riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #1886 from lnis-uofu/dependabot/submodules/vtr-verilog-to-routing-04959b7 

Bump vtr-verilog-to-routing from `39c80f4` to `04959b7`
This commit is contained in:
tangxifan 2024-11-05 10:42:35 -08:00 committed by GitHub
parent 7b61bc6e32 e95e94c647
commit 083ea17e49
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vtr-verilog-to-routing

@ -1 +1 @@
Subproject commit 39c80f444fb37b81681294aadae6dc518f79ac8b
Subproject commit 04959b7b8aab26e6301fd554083bfe79bb5384ae