Merge pull request #841 from mustafaarslan0/patch-1

Fixed the typo of OpenFPGA Architecture files which have fracturable DSP
This commit is contained in:
tangxifan 2022-10-13 10:09:30 -07:00 committed by GitHub
commit 07441a978c
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
2 changed files with 12 additions and 12 deletions

View File

@ -286,18 +286,18 @@
of the input/output of the 32x32 multiplier
-->
<pb_type name="mult_32[two_divisible_mult_16x16].divisible_mult_16x16[two_mult_8x8].mult_8x8_slice.mult_8x8" physical_pb_type_name="mult_32[mult_32x32].mult_32x32_slice.mult_32x32" mode_bits="01" physical_pb_type_index_factor="0">
<port name="a" physical_mode_port="a[0:7]" physical_mode_pin_rotate_offset="8"/>
<port name="b" physical_mode_port="b[0:7]" physical_mode_pin_rotate_offset="8"/>
<port name="out" physical_mode_port="out[0:15]" physical_mode_pin_rotate_offset="16"/>
<port name="a" physical_mode_port="a[0:7]" physical_mode_port_rotate_offset="8"/>
<port name="b" physical_mode_port="b[0:7]" physical_mode_port_rotate_offset="8"/>
<port name="out" physical_mode_port="out[0:15]" physical_mode_port_rotate_offset="16"/>
</pb_type>
<!-- Bind the 16x16 multiplier to the physical 32x32 multiplier
There are two 16x16 multipliers, each of which occupies part
of the input/output of the 32x32 multiplier
-->
<pb_type name="mult_32[two_divisible_mult_16x16].divisible_mult_16x16[mult_16x16].mult_16x16_slice.mult_16x16" physical_pb_type_name="mult_32[mult_32x32].mult_32x32_slice.mult_32x32" mode_bits="10" physical_pb_type_index_factor="0">
<port name="a" physical_mode_port="a[0:15]" physical_mode_pin_rotate_offset="16"/>
<port name="b" physical_mode_port="b[0:15]" physical_mode_pin_rotate_offset="16"/>
<port name="out" physical_mode_port="out[0:31]" physical_mode_pin_rotate_offset="32"/>
<port name="a" physical_mode_port="a[0:15]" physical_mode_port_rotate_offset="16"/>
<port name="b" physical_mode_port="b[0:15]" physical_mode_port_rotate_offset="16"/>
<port name="out" physical_mode_port="out[0:31]" physical_mode_port_rotate_offset="32"/>
</pb_type>
<!-- END physical pb_type binding in complex block dsp -->
</pb_type_annotations>

View File

@ -298,18 +298,18 @@
of the input/output of the 36x36 multiplier
-->
<pb_type name="mult_36[two_divisible_mult_18x18].divisible_mult_18x18[two_mult_9x9].mult_9x9_slice.mult_9x9" physical_pb_type_name="mult_36[mult_36x36].mult_36x36_slice.mult_36x36" mode_bits="01" physical_pb_type_index_factor="0">
<port name="a" physical_mode_port="a[0:8]" physical_mode_pin_rotate_offset="9"/>
<port name="b" physical_mode_port="b[0:8]" physical_mode_pin_rotate_offset="9"/>
<port name="out" physical_mode_port="out[0:17]" physical_mode_pin_rotate_offset="18"/>
<port name="a" physical_mode_port="a[0:8]" physical_mode_port_rotate_offset="9"/>
<port name="b" physical_mode_port="b[0:8]" physical_mode_port_rotate_offset="9"/>
<port name="out" physical_mode_port="out[0:17]" physical_mode_port_rotate_offset="18"/>
</pb_type>
<!-- Bind the 18x18 multiplier to the physical 36x36 multiplier
There are two 18x18 multipliers, each of which occupies part
of the input/output of the 36x36 multiplier
-->
<pb_type name="mult_36[two_divisible_mult_18x18].divisible_mult_18x18[mult_18x18].mult_18x18_slice.mult_18x18" physical_pb_type_name="mult_36[mult_36x36].mult_36x36_slice.mult_36x36" mode_bits="10" physical_pb_type_index_factor="0">
<port name="a" physical_mode_port="a[0:17]" physical_mode_pin_rotate_offset="18"/>
<port name="b" physical_mode_port="b[0:17]" physical_mode_pin_rotate_offset="18"/>
<port name="out" physical_mode_port="out[0:35]" physical_mode_pin_rotate_offset="36"/>
<port name="a" physical_mode_port="a[0:17]" physical_mode_port_rotate_offset="18"/>
<port name="b" physical_mode_port="b[0:17]" physical_mode_port_rotate_offset="18"/>
<port name="out" physical_mode_port="out[0:35]" physical_mode_port_rotate_offset="36"/>
</pb_type>
<!-- END physical pb_type binding in complex block dsp -->
<!-- physical pb_type binding in complex block memory -->